


```
1 module ic
2 (
3   input a , b,
4   output c
5
6 );
7
8   wire w0 , w1 ;
9
10  assign w0 = (~a & ~b);
11  assign w1 = (a & b);
12  assign c = (w0 | w1 );
13
14  endmodule
15
16
17
```



```
1  module ic (  
2  
3  input A ,  
4  output [1:0] B  
5  
6  );  
7  
8  
9  assign B = A ? 2'b01 : 2'b10 ;  
10  
11 endmodule  
12
```

